Henrik Rydgård
|
7384d3d49f
|
Debug mode buildfix
|
2023-08-22 16:15:07 +02:00 |
|
Henrik Rydgård
|
c5a076487e
|
Disable extends on x86-32
|
2023-08-22 16:09:45 +02:00 |
|
Henrik Rydgård
|
b67741509c
|
Implement a few ALU ops in the x86 JIT-from-IR.
|
2023-08-22 16:08:12 +02:00 |
|
Unknown W. Brackets
|
11c40e6889
|
x86: Implement a few basic float/vec4 ops.
|
2023-08-22 10:39:46 +02:00 |
|
Unknown W. Brackets
|
521b63dd2b
|
x86jit: Implement FMul.
|
2023-08-22 10:39:46 +02:00 |
|
Unknown W. Brackets
|
edcb156897
|
x86jit: Add Vec4 and Float load/store.
|
2023-08-22 10:39:46 +02:00 |
|
Henrik Rydgård
|
951c35ba71
|
Merge pull request #17948 from unknownbrackets/x86-ir
x86jit: Fix some issues in 32-bit
|
2023-08-22 09:41:10 +02:00 |
|
Unknown W. Brackets
|
07fa1ed573
|
x86jit: Automatically flush incompatible regs.
|
2023-08-21 21:16:54 -07:00 |
|
Unknown W. Brackets
|
55654f52b2
|
x86jit: Fix Store8 on i386.
Require an 8-bit capable register in mapping.
|
2023-08-21 21:05:51 -07:00 |
|
Unknown W. Brackets
|
db34b85107
|
irjit: Allow flag-based allocation order.
Sometimes backends have needs, like XMM0/v0-only, or similar.
|
2023-08-21 20:46:05 -07:00 |
|
Unknown W. Brackets
|
bea74ba162
|
x86jit: Avoid negative offset warning.
|
2023-08-21 20:38:56 -07:00 |
|
ANR2ME
|
3c66523f04
|
A quick fix for Metal Gear Acid due to adhocctl's busy state never reset to false when there are no adhocctl's handler.
|
2023-08-22 04:29:07 +07:00 |
|
Unknown W. Brackets
|
1ccc2d5d2f
|
x86jit: Fix address offsets with memview mask.
|
2023-08-21 09:03:10 -07:00 |
|
Unknown W. Brackets
|
40b3ff9573
|
x86jit: Fix spill issue.
|
2023-08-21 08:23:58 -07:00 |
|
Henrik Rydgård
|
1e269c1d3c
|
Merge pull request #17943 from unknownbrackets/x86-ir
Add an x86/x64 backend for IR
|
2023-08-21 09:21:37 +02:00 |
|
Unknown W. Brackets
|
538832940a
|
x86jit: Implement some shifts.
|
2023-08-21 00:07:42 -07:00 |
|
Henrik Rydgård
|
61bf366d30
|
Merge pull request #17942 from unknownbrackets/irjit-clobber
irjit: Fix regalloc clobber on exit
|
2023-08-21 08:04:50 +02:00 |
|
Unknown W. Brackets
|
2b914046ff
|
x86jit: Implement most exits.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
104b6d8c15
|
x86jit: Implement some basic arithmetic.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
5045cf012e
|
x86jit: Fix flushing of zero register.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
08ea31f405
|
x86jit: Improve debug disasm.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
4e7f8cf213
|
x86jit: Implement load/store.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
a47b4424e5
|
x86jit: Fix some silly mistakes.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
4e3f3860f9
|
x86jit: Stub out op categories to files.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
622c69dbb9
|
x86jit: Expose option to select new IR based jit.
|
2023-08-20 22:28:54 -07:00 |
|