Unknown W. Brackets
|
6290b67984
|
Validate the full memory access is valid.
Probably barely matters, but since we have the size now anyway...
|
2013-03-09 02:41:47 -08:00 |
|
Unknown W. Brackets
|
4908fb8046
|
Don't trip in a delay slot for bad mem access.
Could've done some tricky things... we don't jump correctly then.
|
2013-03-09 02:41:47 -08:00 |
|
Unknown W. Brackets
|
2d6a730cac
|
Add some basics for memory checks to x86 jit.
Specifically, we will need to be able to bail in delayslots,
and we will need to know the size of the access (useful anyway.)
|
2013-03-09 02:41:46 -08:00 |
|
Unknown W. Brackets
|
c4ab0855b4
|
Make sure interpreter and jit savestates match.
|
2013-03-08 08:49:21 -08:00 |
|
Unknown W. Brackets
|
3fbb5d4388
|
Avoid using CALL() directly in case of far calls.
This mainly matters for x64.
|
2013-02-24 00:12:55 -08:00 |
|
Unknown W. Brackets
|
7eb9af271b
|
Fix downcount check without fastmem in jr.
|
2013-02-23 14:30:24 -08:00 |
|
Unknown W. Brackets
|
2164a7fdf9
|
Keep track of whether we're in the runloop or not.
|
2013-02-23 13:01:00 -08:00 |
|
Unknown W. Brackets
|
dacbcbdf2b
|
Add a MIPSTables flag for ignoring the prefix.
|
2013-02-18 01:23:15 -08:00 |
|
Unknown W. Brackets
|
afb7c0b83c
|
Assume prefixes start default until proven wrong.
Currently this means nothing since the MIPSTables flags are wrong.
It will blow the cache once, after the first vfpu op.
|
2013-02-18 01:14:57 -08:00 |
|
Unknown W. Brackets
|
f532951331
|
Automatically eat prefixes in x86 jit.
Simplifies the code and makes it easier to know they're eaten
even for ops not yet jitted.
|
2013-02-17 17:53:53 -08:00 |
|
Henrik Rydgard
|
909b768f47
|
Don't need separate variables for writemask. Some optimizations.
|
2013-02-16 09:28:55 +01:00 |
|
Unknown W. Brackets
|
f95e66eb98
|
Forget cached prefixes when calling generic.
It may eat them, or maybe always does?
|
2013-02-15 08:35:34 -08:00 |
|
Unknown W. Brackets
|
ccad259ae5
|
Keep track of VFPU prefixes and flush them in jit.
|
2013-02-15 08:35:33 -08:00 |
|
Henrik Rydgard
|
78923f5538
|
Jit a little more (vfpu single load/store, transfer instructions)
|
2013-02-10 12:14:55 +01:00 |
|
Unknown W. Brackets
|
eb84c2f00a
|
Validate jumps in jit slowmem mode.
This makes it easier to see what is going on in the emulator debugger.
|
2013-02-09 23:11:26 -08:00 |
|
Unknown W. Brackets
|
71c85ccf33
|
In jit slowmem, verify actual address.
Oops, it could crash if it was near the boundary.
Well, it still could if it were very near, but that's rare.
|
2013-02-09 23:08:57 -08:00 |
|
Unknown W. Brackets
|
f777c872e6
|
Jit unaligned reads/writes.
This mostly just improves perf on debug, not really on the map for release.
|
2013-02-02 13:12:34 -08:00 |
|
Unknown W. Brackets
|
6d7a8d9b1a
|
Apply the memview mask to jit immediates too.
|
2013-01-26 23:54:43 -08:00 |
|
Unknown W. Brackets
|
a7b5433ba7
|
Make sure fastmem isn't confused by rs changing.
|
2013-01-26 23:18:50 -08:00 |
|
Unknown W. Brackets
|
a89d61463e
|
Make the VFPU jit use far jumps for memory access.
|
2013-01-26 23:08:19 -08:00 |
|
Unknown W. Brackets
|
0e8e9697c5
|
Add lv.q/sv.q support to the x86 jit.
|
2013-01-26 10:09:18 -08:00 |
|
Unknown W. Brackets
|
b77ce99d01
|
Oops, no slow read for immediates usually.
|
2013-01-26 09:27:52 -08:00 |
|
Unknown W. Brackets
|
9cd5836b85
|
Rename WriteFinish() to Finish() is safe mem.
It's nothing to do with writing.
|
2013-01-26 09:09:47 -08:00 |
|
Unknown W. Brackets
|
3e419f513a
|
Refactor jit safe memory reads without dup code.
But, maybe too automagical...
|
2013-01-26 08:42:34 -08:00 |
|
Henrik Rydgard
|
2738417040
|
VFPU JIT: start setting up infrastructure. very incomplete. vdot works if undisabled, but isn't complete.
|
2013-01-26 01:34:19 +01:00 |
|