Unknown W. Brackets
|
5b1235537f
|
Debugger: Make disasm more thread safe.
|
2023-04-29 09:56:17 -07:00 |
|
Unknown W. Brackets
|
6da10463f9
|
Debugger: Make reg names safer, stop using v000.
Better to use S000, etc. as that's more clear throughout.
|
2023-04-29 09:48:33 -07:00 |
|
Henrik Rydgård
|
584e94f01e
|
ARM32: Remove a lot of non-NEON fallback paths
|
2022-04-13 11:44:55 +02:00 |
|
Unknown W. Brackets
|
cae0815095
|
jit: Avoid using mips identifier directly.
Apparently this gets defined on mips systems.
|
2021-02-26 07:24:58 -08:00 |
|
Unknown W. Brackets
|
f32f89dd90
|
Global: Remove some unused variables.
|
2021-02-15 11:59:45 -08:00 |
|
Henrik Rydgård
|
6f1915110f
|
Remove base/logging from UI and more
|
2020-08-15 19:08:54 +02:00 |
|
Henrik Rydgård
|
c5e0b799d9
|
Remove category from _assert_msg_ functions. We don't filter these by category anyway.
Fixes the inconsistency where we _assert_ didn't take a category but
_assert_msg_ did.
|
2020-07-19 20:33:25 +02:00 |
|
Unknown W. Brackets
|
b4137b2403
|
armjit: Fix avoidLoad handling for fpu regs.
|
2019-06-02 22:03:26 -07:00 |
|
Unknown W. Brackets
|
e55198f7e7
|
Correct some initialization order warnings.
Also, another missing init with IRBlocks.
|
2016-08-05 10:46:11 -07:00 |
|
Henrik Rydgård
|
d014d420db
|
Unify JitOptions across the backends.
This is required to make ExtractIR not a member of the various backends.
|
2015-04-12 11:41:26 -07:00 |
|
Unknown W. Brackets
|
dcf54ec8a0
|
armjit: Burn less hard without a quad mapping.
|
2015-01-17 18:48:50 -08:00 |
|
Unknown W. Brackets
|
c0a04cbf7e
|
armjit: Fix first temp vreg offset.
Wonder what havoc this could've caused....
|
2015-01-17 18:21:04 -08:00 |
|
Unknown W. Brackets
|
cb50075cf9
|
armjit: Correct NEON/non-VFPU reg allocation order.
This fixes vh2f, which unbreaks games like Dissidia 012 and others.
|
2014-12-22 21:27:27 -08:00 |
|
Unknown W. Brackets
|
9a41dec0ff
|
Fix some type comparison warnings.
|
2014-12-14 17:35:20 -08:00 |
|
Henrik Rydgard
|
05a8e2e35d
|
Some work towards being able to build two JITs together
This will be useful for testing/debugging, but not there yet.
|
2014-12-13 21:13:54 +01:00 |
|
Henrik Rydgard
|
50bb3e1e05
|
Minor fixes
|
2014-12-08 00:18:13 +01:00 |
|
Henrik Rydgard
|
d98bde8e50
|
Merge the RegCache changes from the old neon-vfpu branch
|
2014-12-06 12:26:58 +01:00 |
|
Unknown W. Brackets
|
f6f943de63
|
jit: MAP_NOINIT should always mean MAP_DIRTY.
|
2014-11-29 00:14:08 -08:00 |
|
Unknown W. Brackets
|
3001866d18
|
Skip flushing FPU/VFPU regs if none were allocated.
They're not used as often, so this usually saves time. About 1% during
tests.
|
2014-03-30 00:42:25 -07:00 |
|
Unknown W. Brackets
|
5a89c17cf0
|
armjit: Allow R1 in regalloc, use LR as temp.
LR should be safe, although it may make stack traces not work within jit,
they don't really tend to work anyway.
|
2014-03-28 18:38:38 -07:00 |
|
Henrik Rydgard
|
c80510fb3b
|
MemMap should not be included in MIPS.h.
|
2014-03-15 10:45:39 +01:00 |
|
Henrik Rydgard
|
7ae9c26b6a
|
Enable the new vreg flushing mechanism on ARM.
Reduce logspam seen in a couple games.
|
2014-03-12 10:15:09 +01:00 |
|
Henrik Rydgard
|
ea6fb9337c
|
Second attempt at flushing multiple VFPU regs using VSTMIA.
Also disabled, but seems to work, just needs testing.
Much better code this time and works for VFPU regs not just FPU regs.
|
2014-03-11 21:55:17 +01:00 |
|
Henrik Rydgard
|
adadf11890
|
An attempt to combine FPU regcache writebacks with VSTMIA. Disabled due to bugs.
|
2014-03-11 11:03:51 +01:00 |
|
Sacha
|
90b5097d45
|
Travis: add Blackberry. Improve Blackberry out-of-box compile.
|
2013-11-29 00:18:41 +10:00 |
|