Commit Graph

38 Commits

Author SHA1 Message Date
Unknown W. Brackets
27e60a9f2e riscv: Sum weighted matrices in vertexjit.
Not yet doing pos/norm, so not used yet.
2023-02-16 18:32:58 -08:00
Unknown W. Brackets
04ce3a0572 riscv: Allow subset of B extension to be used. 2023-02-16 16:09:22 -08:00
Unknown W. Brackets
684aa75388 riscv: Include morph in vertexjit. 2023-02-14 20:20:55 -08:00
Unknown W. Brackets
1ec33ddc04 riscv: Use __riscv_flush_icache() on Linux.
This seems to perhaps clear icache on all harts.  Otherwise crashing is
seen.  Not sure what to do on other platforms.
2023-02-14 19:59:42 -08:00
Unknown W. Brackets
0b05d20c0a riscv: Fix poison with compressed instructions. 2023-02-12 13:02:55 -08:00
Unknown W. Brackets
89c18d8077 riscv: Cleanup missing Poison, Crash. 2023-02-12 12:10:29 -08:00
Unknown W. Brackets
a0ef9ce103 riscv: Add half-float encodings.
These are simple.
2023-01-29 16:31:01 -08:00
Unknown W. Brackets
dcd83c1e47 riscv: Detect Zicsr with cpu_features. 2023-01-29 15:24:41 -08:00
Unknown W. Brackets
3bc2450b5e riscv: Add bitmanip instructions to emitter (#16832)
* riscv: Cleanup emitter, add bitmanip detect.

Better to encode using Funct7::ZERO, and obviously for SRA.

* riscv: Add bitmanip instructions to emitter.
2023-01-22 21:37:47 +01:00
Unknown W. Brackets
2aeee83971 riscv: Add vector transfer instructions. 2023-01-22 00:17:40 -08:00
Unknown W. Brackets
c99eb18f33 riscv: Add vector mask instructions. 2023-01-21 23:43:28 -08:00
Unknown W. Brackets
88de043329 riscv: Add vector reduce instructions. 2023-01-21 22:35:38 -08:00
Unknown W. Brackets
2a7bdbf802 riscv: Add vector float move/compare/unary. 2023-01-21 22:05:13 -08:00
Unknown W. Brackets
f0796676fd riscv: Add vector float arith/mul funcs.
Including all the fused multiplies.
2023-01-21 20:48:49 -08:00
Unknown W. Brackets
a1ca291362 riscv: Add vector fixed-point arith instructions. 2023-01-21 20:23:10 -08:00
Unknown W. Brackets
a313e440b4 riscv: Add vector integer move/broadcast. 2023-01-21 19:46:50 -08:00
Unknown W. Brackets
6f78f2a2d2 riscv: Add vector integer muliplies. 2023-01-21 19:46:34 -08:00
Unknown W. Brackets
b3be901557 riscv: Add vector bitwise/compare funcs. 2023-01-21 19:36:22 -08:00
Unknown W. Brackets
6fa50eaa82 riscv: Add vector int add/sub and many encodings. 2023-01-21 19:36:11 -08:00
Unknown W. Brackets
bfd60a67ad riscv: Add vector load/store ops. 2023-01-21 19:36:11 -08:00
Unknown W. Brackets
82f0502b4e riscv: Implement CPU feature detection. 2022-12-21 03:12:16 +00:00
Unknown W. Brackets
5916b3f3a8 riscv: Fix compile error on clang.
This also works on gcc.
2022-12-21 03:07:47 +00:00
Unknown W. Brackets
1810692236 Global: Cleanup some type/range checks. 2022-12-10 21:13:37 -08:00
Sprite
0ed86188b0 Fix const pointer conversion error for RISC-V 2022-09-15 23:53:19 +08:00
Unknown W. Brackets
08d82ec15b riscv: Emit compressed instructions.
Includes automatically using compressed, optionally.
2022-08-27 15:44:19 -07:00