Lioncash
|
cfa43f64bf
|
x64Emitter: Remove pointer cast
No more ubsan asserts in the JIT and x64 emitter code paths when running starfield.
|
2015-09-17 09:35:13 -04:00 |
|
Lioncash
|
19459e827f
|
Partially revert "General: Toss out PRI macro usage"
|
2015-09-11 09:49:00 -04:00 |
|
Lioncash
|
8fdb013d54
|
General: Toss out PRI macro usage
Now that VS supports more printf specifiers, these aren't necessary
|
2015-09-05 16:02:35 -04:00 |
|
Tillmann Karras
|
ee4a12ffe2
|
Jit64: some byte-swapping changes
|
2015-08-26 05:41:18 +02:00 |
|
aroulin
|
0a0e012fab
|
x64Emitter: add RCPPS and RCPSS SSE instructions
|
2015-08-23 16:59:27 +02:00 |
|
Lioncash
|
a69755d9ee
|
x64Emitter: Remove pointer casts from Write{8,16,32,64} functions
This also silences quite a few ubsan asserts from firing when the emitter is being used.
|
2015-08-21 18:09:48 -04:00 |
|
Lioncash
|
a59f00a5e4
|
x64Emitter: Remove unused code
|
2015-08-20 23:05:20 -04:00 |
|
Tillmann Karras
|
022286fb90
|
x64Emitter: don't check flags for most BMI2 ops
With the exception of BZHI, BMI2 instructions don't affect flags, so
don't check if they're locked.
|
2015-08-14 23:39:17 +02:00 |
|
Tillmann Karras
|
5e9fe4cd13
|
x64Emitter: check for immediates in BMI ops
|
2015-08-14 21:25:41 +02:00 |
|
Tillmann Karras
|
439fb26b9b
|
x64Emitter: add MOVSLDUP/MOVSHDUP
|
2015-08-06 10:39:43 +02:00 |
|
Tillmann Karras
|
5ddd2cef6c
|
zfreeze: cache vertex positions
Suggested by degasus.
|
2015-06-07 12:13:00 +02:00 |
|
Tillmann Karras
|
8db6588bb9
|
XEmitter: add FMA4 instructions
|
2015-06-02 19:19:52 +02:00 |
|
Lioncash
|
e3a6191f02
|
x64Emitter: Pass some OpArg parameters by const reference
Considering OpArg is a struct, passing by value creates unnecessary copies.
|
2015-05-29 01:13:29 -04:00 |
|
Lioncash
|
810a04db58
|
x64Emitter: Remove 'Gen::' namespace prefix from some parameters
The emitter is already within the Gen namespace, so this isn't necessary.
|
2015-05-29 01:05:09 -04:00 |
|
Lioncash
|
84ed196c14
|
x64Emitter: Adjust position of reference and pointer indicators
Matches the coding style.
|
2015-05-29 01:04:45 -04:00 |
|
Ryan Houdek
|
7c04c76a26
|
Merge pull request #2421 from Tilka/jit_stuff
Jit64: fixes + less code
|
2015-05-25 23:08:24 -04:00 |
|
Tillmann Karras
|
30ebb2459e
|
Set copyright year to when a file was created
|
2015-05-25 13:22:31 +02:00 |
|
Tillmann Karras
|
cefcb0ace9
|
Update license headers to GPLv2+
|
2015-05-25 13:22:31 +02:00 |
|
Tillmann Karras
|
6593ba7ecc
|
XEmitter: add BLENDPS/BLENDPD
|
2015-05-21 12:33:36 +02:00 |
|
Tillmann Karras
|
ad6b522c3b
|
XEmitter: fix L bit in VEX prefix
|
2015-05-20 09:34:27 +02:00 |
|
Tillmann Karras
|
c2c31086ae
|
XEmitter: restructure WriteVEXOp wrappers
|
2015-05-17 18:44:56 +02:00 |
|
Tillmann Karras
|
ae8efaa6a3
|
XEmitter: add VBLENDVPD and VCMPPD
|
2015-05-17 18:42:36 +02:00 |
|
Tillmann Karras
|
18e9241637
|
XEmitter: rename WriteVex to WriteVEX
|
2015-05-17 09:35:53 +02:00 |
|
Tillmann Karras
|
9e3f4df733
|
XEmitter: rename WriteRex to WriteREX
|
2015-05-17 09:35:53 +02:00 |
|
comex
|
b3aaa46d42
|
Merge pull request #2088 from Sintendo/diecmp
Emit 'TEST reg, reg' for 'CMP reg, 0' automatically
|
2015-04-23 16:34:23 -04:00 |
|