encounter/llvm-project
0
0
Fork 0
mirror of https://github.com/encounter/llvm-project.git synced 2026-03-30 11:27:19 -07:00
Code Issues Packages Projects Releases Wiki Activity
Files
ci
llvm-project/llvm/test/CodeGen/RISCV
T
History
lewis-revill 9e6c09c0d9 [RISCV] Fix inaccurate annotations on PseudoBRIND 
PseudoBRIND had seemingly inherited incorrect annotations denoting it as
a call instruction and that it defines X1/ra. This caused excess
save/restore code to be emitted for ra.

Differential Revision: https://reviews.llvm.org/D86286
2020-08-21 11:38:42 +01:00
..
GlobalISel
…
intrinsics
…
add-before-shl.ll
…
add-imm.ll
[RISCV] optimize addition with a pair of (addi imm)
2020-07-07 18:57:28 -07:00
addc-adde-sube-subc.ll
…
addcarry.ll
…
addimm-mulimm.ll
[RISCV][test] Add a test for (mul (add x, c1), c2) -> (add (mul x, c2), c1*c2) transformation
2020-07-10 18:33:12 -07:00
align.ll
…
alloca.ll
…
alu8.ll
…
alu16.ll
…
alu32.ll
…
alu64.ll
…
analyze-branch.ll
…
arith-with-overflow.ll
…
atomic-cmpxchg-flag.ll
…
atomic-cmpxchg.ll
[LegalizeTypes][RISCV] Correctly sign-extend comparison for ATOMIC_CMP_XCHG
2020-04-01 15:51:26 +01:00
atomic-fence.ll
…
atomic-load-store.ll
…
atomic-rmw.ll
…
attributes.ll
[RISCV] ELF attribute section for RISC-V.
2020-03-31 16:16:19 +08:00
bare-select.ll
…
blockaddress.ll
[RISCV] Fix inaccurate annotations on PseudoBRIND
2020-08-21 11:38:42 +01:00
branch-relaxation.ll
[RISCV] Indirect branch generation in position independent code
2020-08-17 13:09:26 +01:00
branch.ll
Revert "[BPI] Improve static heuristics for integer comparisons"
2020-08-17 20:44:33 +02:00
bswap-ctlz-cttz-ctpop.ll
…
byval.ll
…
callee-saved-fpr32s.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
callee-saved-fpr64s.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
callee-saved-gprs.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
calling-conv-ilp32-ilp32f-common.ll
…
calling-conv-ilp32-ilp32f-ilp32d-common.ll
…
calling-conv-ilp32.ll
…
calling-conv-ilp32d.ll
[RISCV] Support Constant Pools in Load/Store Peephole
2020-05-11 19:20:38 +01:00
calling-conv-ilp32f-ilp32d-common.ll
[RISCV] Support Constant Pools in Load/Store Peephole
2020-05-11 19:20:38 +01:00
calling-conv-lp64-lp64f-common.ll
…
calling-conv-lp64-lp64f-lp64d-common.ll
…
calling-conv-lp64.ll
…
calling-conv-rv32f-ilp32.ll
…
calling-conv-sext-zext.ll
…
calls.ll
…
cmp-bool.ll
[DAGCombiner] Rebuild (setcc x, y, ==) from (xor (xor x, y), 1)
2020-07-15 07:34:22 +00:00
codemodel-lowering.ll
[RISCV] Fix inaccurate annotations on PseudoBRIND
2020-08-21 11:38:42 +01:00
compress-float.ll
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
compress-inline-asm.ll
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
compress.ll
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
copysign-casts.ll
…
disable-tail-calls.ll
…
disjoint.ll
…
div.ll
…
double-arith.ll
[RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
2020-03-20 09:42:24 +00:00
double-bitmanip-dagcombines.ll
…
double-br-fcmp.ll
…
double-calling-conv.ll
…
double-convert.ll
…
double-fcmp.ll
…
double-frem.ll
…
double-imm.ll
[RISCV] Support Constant Pools in Load/Store Peephole
2020-05-11 19:20:38 +01:00
double-intrinsics.ll
…
double-isnan.ll
[RISCV] Add patterns for checking isnan
2020-05-02 15:01:04 +01:00
double-mem.ll
…
double-previous-failure.ll
[RISCV] Implement Hooks to avoid chaining SELECT
2020-07-01 11:56:31 +01:00
double-select-fcmp.ll
…
double-stack-spill-restore.ll
…
dwarf-eh.ll
…
exception-pointer-register.ll
…
fastcc-float.ll
…
fastcc-int.ll
…
fixups-diff.ll
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
fixups-relax-diff.ll
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
float-arith.ll
[RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
2020-03-20 09:42:24 +00:00
float-bit-preserving-dagcombines.ll
…
float-bitmanip-dagcombines.ll
…
float-br-fcmp.ll
[RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
2020-03-20 09:42:24 +00:00
float-convert.ll
…
float-fcmp.ll
…
float-frem.ll
…
float-imm.ll
[RISCV] Support Constant Pools in Load/Store Peephole
2020-05-11 19:20:38 +01:00
float-intrinsics.ll
…
float-isnan.ll
[RISCV] Add patterns for checking isnan
2020-05-02 15:01:04 +01:00
float-mem.ll
…
float-select-fcmp.ll
…
flt-rounds.ll
…
fold-addi-loadstore.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
fp16-promote.ll
…
fp128.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
fp-imm.ll
[RISCV] Support Constant Pools in Load/Store Peephole
2020-05-11 19:20:38 +01:00
frame-info.ll
…
frame.ll
…
frameaddr-returnaddr.ll
…
get-register-invalid.ll
…
get-register-noreserve.ll
…
get-register-reserve.ll
…
get-setcc-result-type.ll
…
hoist-global-addr-base.ll
…
i32-icmp.ll
…
imm-cse.ll
…
imm.ll
[RISCV][NFC] Add more constant materialization tests
2020-05-06 16:06:16 +01:00
indirectbr.ll
[RISCV] Fix inaccurate annotations on PseudoBRIND
2020-08-21 11:38:42 +01:00
init-array.ll
…
inline-asm-abi-names.ll
[MC][RISCV] Set UseIntegratedAssembler to true
2020-07-12 21:04:48 -07:00
inline-asm-clobbers.ll
…
inline-asm-d-abi-names.ll
…
inline-asm-d-constraint-f.ll
…
inline-asm-f-abi-names.ll
…
inline-asm-f-constraint-f.ll
…
inline-asm-i-constraint-i1.ll
…
inline-asm-invalid.ll
…
inline-asm.ll
[MC][RISCV] Set UseIntegratedAssembler to true
2020-07-12 21:04:48 -07:00
interrupt-attr-args-error.ll
…
interrupt-attr-callee.ll
…
interrupt-attr-invalid.ll
…
interrupt-attr-nocall.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
interrupt-attr-ret-error.ll
…
interrupt-attr.ll
…
jumptable.ll
…
large-stack.ll
[MC][RISCV] Set UseIntegratedAssembler to true
2020-07-12 21:04:48 -07:00
legalize-fneg.ll
…
lit.local.cfg
…
lsr-legaladdimm.ll
…
machineoutliner.mir
…
mattr-invalid-combination.ll
…
mem64.ll
…
mem.ll
…
mir-target-flags.ll
Revert "[RISCV] Avoid Splitting MBB in RISCVExpandPseudo"
2020-07-14 11:15:01 +01:00
module-target-abi2.ll
…
module-target-abi.ll
…
mul.ll
[RISCV] Optimize multiplication by constant
2020-07-07 18:50:24 -07:00
musttail-call.ll
…
nomerge.ll
Add NoMerge MIFlag to avoid MIR branch folding
2020-05-29 12:31:06 -07:00
option-nopic.ll
[RISCV][AsmParser] Implement .option (no)pic
2020-04-17 12:08:30 +00:00
option-norelax.ll
…
option-norvc.ll
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
option-pic.ll
[RISCV][AsmParser] Implement .option (no)pic
2020-04-17 12:08:30 +00:00
option-relax.ll
…
option-rvc.ll
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
pic-models.ll
Revert "[RISCV] Avoid Splitting MBB in RISCVExpandPseudo"
2020-07-14 11:15:01 +01:00
pr40333.ll
…
prefetch.ll
…
readcyclecounter.ll
…
rem.ll
…
remat.ll
…
reserved-reg-errors.ll
…
reserved-regs.ll
…
rotl-rotr.ll
…
rv32e.ll
…
rv32i-rv64i-float-double.ll
…
rv32Zbb.ll
[RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbb asm instructions
2020-07-15 12:19:34 +01:00
rv32Zbbp.ll
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
rv32Zbp.ll
[RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbp asm instructions
2020-07-15 12:19:34 +01:00
rv32Zbs.ll
[RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbs asm instructions
2020-07-15 12:19:34 +01:00
rv32Zbt.ll
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
rv64-large-stack.ll
…
rv64d-double-convert.ll
…
rv64f-float-convert.ll
…
rv64i-complex-float.ll
…
rv64i-exhaustive-w-insts.ll
…
rv64i-single-softfloat.ll
[RISCV64] Emit correct lib call for fp(float/double) to ui/si
2020-06-18 19:34:16 +05:30
rv64i-tricky-shifts.ll
…
rv64i-w-insts-legalization.ll
…
rv64m-exhaustive-w-insts.ll
…
rv64m-w-insts-legalization.ll
Revert "[BPI] Improve static heuristics for integer comparisons"
2020-08-17 20:44:33 +02:00
rv64Zbb.ll
[RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbb asm instructions
2020-07-15 12:19:34 +01:00
rv64Zbbp.ll
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
rv64Zbp.ll
[RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbp asm instructions
2020-07-15 12:19:34 +01:00
rv64Zbs.ll
[RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbs asm instructions
2020-07-15 12:19:34 +01:00
rv64Zbt.ll
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
saverestore.ll
…
sdata-limit-0.ll
…
sdata-limit-4.ll
…
sdata-limit-8.ll
…
sdata-local-sym.ll
…
select-and.ll
[RISCV] Implement Hooks to avoid chaining SELECT
2020-07-01 11:56:31 +01:00
select-cc.ll
…
select-const.ll
[RISCV] Support Constant Pools in Load/Store Peephole
2020-05-11 19:20:38 +01:00
select-optimize-multiple.ll
…
select-optimize-multiple.mir
[MachineVerifier] Verify that a DBG_VALUE has a debug location
2020-05-28 13:53:40 -07:00
select-or.ll
[RISCV] Implement Hooks to avoid chaining SELECT
2020-07-01 11:56:31 +01:00
setcc-logic.ll
…
sext-zext-trunc.ll
…
shift-masked-shamt.ll
…
shifts.ll
…
shrinkwrap.ll
…
split-offsets.ll
…
split-sp-adjust.ll
…
srem-lkk.ll
…
srem-vector-lkk.ll
…
stack-realignment-with-variable-sized-objects.ll
…
stack-realignment.ll
…
stack-store-check.ll
[RISCV] Fix isStoreToStackSlot
2020-07-14 12:36:42 +00:00
subtarget-features-std-ext.ll
…
tail-calls.ll
…
target-abi-invalid.ll
…
target-abi-valid.ll
…
thread-pointer.ll
[RISCV] Support llvm.thread.pointer
2020-03-27 17:30:12 -07:00
tls-models.ll
Revert "[RISCV] Avoid Splitting MBB in RISCVExpandPseudo"
2020-07-14 11:15:01 +01:00
umulo-128-legalisation-lowering.ll
…
urem-lkk.ll
…
urem-vector-lkk.ll
…
vararg.ll
[DAGCombine] Generalize the case (add (or x, c1), c2) -> (add x, (c1 + c2))
2020-06-12 13:53:08 -04:00
verify-instr.mir
…
wide-mem.ll
[RISCV] Fold ADDIs into load/stores with nonzero offsets
2020-07-06 17:32:57 +01:00
zext-with-load-is-free.ll
[RISCV] Implement Hooks to avoid chaining SELECT
2020-07-01 11:56:31 +01:00