Russell King
dd8c78e250
ARM: avoid faulting on qemu
...
commit 3aaf33bebda8d4ffcc0fc8ef39e6c1ac68823b11 upstream.
When qemu starts a kernel in a bare environment, the default SCR has
the AW and FW bits clear, which means that the kernel can't modify
the PSR A or PSR F bits, and means that FIQs and imprecise aborts are
always masked.
When running uboot under qemu, the AW and FW SCR bits are set, and the
kernel functions normally - and this is how real hardware behaves.
Fix this for qemu by ignoring the FIQ bit.
Fixes: 8bafae202c82 ("ARM: BUG if jumping to usermode address in kernel mode")
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk >
Cc: Alex Shi <alex.shi@linaro.org >
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org >
2017-12-16 10:33:50 +01:00
..
2013-10-09 16:54:10 -07:00
2015-09-11 19:18:28 +01:00
2015-04-15 13:53:55 -07:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00
2013-07-26 14:55:59 +01:00
2015-11-25 13:23:38 -06:00
2015-11-18 11:20:24 +00:00
2015-03-25 09:53:43 +01:00
2014-04-07 12:10:00 +01:00
2015-05-20 23:09:51 +02:00
2016-10-07 15:23:40 +02:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00
2013-04-29 18:28:13 -07:00
2015-10-03 16:36:45 +01:00
2015-09-11 19:18:28 +01:00
2015-05-08 17:33:50 +01:00
2017-12-16 10:33:50 +01:00
2015-05-08 10:42:21 +01:00
2014-11-21 15:24:50 +00:00
2014-07-18 12:29:04 +01:00
2015-01-13 16:10:17 +00:00
2014-07-18 12:29:04 +01:00
2015-06-12 21:18:48 +01:00
2015-09-11 19:18:28 +01:00
2015-04-02 09:50:45 +01:00
2017-01-26 08:23:49 +01:00
2014-08-07 11:35:30 -07:00
2014-11-21 15:25:02 +00:00
2015-10-27 09:20:50 +09:00
2014-06-06 16:08:15 -07:00
2014-12-03 16:08:00 +00:00
2015-08-03 11:34:12 +02:00
2015-10-03 16:36:45 +01:00
2015-04-02 09:59:43 +01:00
2017-05-14 13:32:54 +02:00
2015-06-02 09:58:17 +01:00
2015-05-08 10:42:34 +01:00
2015-05-08 10:42:34 +01:00
2015-01-09 09:36:50 +00:00
2014-10-30 12:16:58 +00:00
2015-07-31 15:01:14 +01:00
2015-07-31 15:01:14 +01:00
2015-07-31 15:01:14 +01:00
2015-01-09 11:12:28 +01:00
2017-05-14 13:32:54 +02:00
2015-12-04 19:20:48 +00:00
2015-10-22 09:55:03 -07:00
2015-03-29 23:11:17 +01:00
2017-02-14 15:22:51 -08:00
2015-07-17 15:08:17 +01:00
2015-04-02 09:50:45 +01:00
2014-07-18 12:29:04 +01:00
2015-03-28 16:54:53 +00:00
2015-09-03 15:28:50 +01:00
2015-09-19 21:05:02 -07:00
2013-11-30 22:21:00 +00:00
2015-06-12 21:19:35 +01:00
2014-08-02 08:51:53 +01:00
2017-01-26 08:23:49 +01:00
2015-10-09 16:22:53 +01:00
2015-10-03 16:40:51 +01:00
2014-11-13 23:58:03 +00:00
2015-01-21 15:58:57 +00:00
2015-12-15 11:51:42 +00:00
2016-08-16 09:30:48 +02:00
2015-06-06 10:37:28 +01:00
2014-11-21 15:24:50 +00:00
2015-10-01 02:18:39 +02:00
2014-11-21 15:24:50 +00:00
2017-11-15 17:13:12 +01:00
2014-11-13 23:58:09 +00:00
2013-09-02 13:49:29 +01:00
2015-08-11 13:42:44 +01:00
2015-04-16 13:58:29 -05:00
2014-11-21 15:24:50 +00:00