jerry meng
a1926f11d9
USB: serial: option: add Quectel RM520N
commit d640c4cb8f upstream.
add support for Quectel RM520N which is based on Qualcomm SDX62 chip.
0x0801: DIAG + NMEA + AT + MODEM + RMNET
T: Bus=03 Lev=01 Prnt=01 Port=01 Cnt=02 Dev#= 10 Spd=480 MxCh= 0
D: Ver= 2.10 Cls=00(>ifc ) Sub=00 Prot=00 MxPS=64 #Cfgs= 1
P: Vendor=2c7c ProdID=0801 Rev= 5.04
S: Manufacturer=Quectel
S: Product=RM520N-GL
S: SerialNumber=384af524
C:* #Ifs= 5 Cfg#= 1 Atr=a0 MxPwr=500mA
I:* If#= 0 Alt= 0 #EPs= 2 Cls=ff(vend.) Sub=ff Prot=30 Driver=option
E: Ad=01(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
E: Ad=81(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
I:* If#= 1 Alt= 0 #EPs= 3 Cls=ff(vend.) Sub=00 Prot=40 Driver=option
E: Ad=83(I) Atr=03(Int.) MxPS= 10 Ivl=32ms
E: Ad=82(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
E: Ad=02(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
I:* If#= 2 Alt= 0 #EPs= 3 Cls=ff(vend.) Sub=00 Prot=00 Driver=option
E: Ad=85(I) Atr=03(Int.) MxPS= 10 Ivl=32ms
E: Ad=84(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
E: Ad=03(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
I:* If#= 3 Alt= 0 #EPs= 3 Cls=ff(vend.) Sub=00 Prot=00 Driver=option
E: Ad=87(I) Atr=03(Int.) MxPS= 10 Ivl=32ms
E: Ad=86(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
E: Ad=04(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
I:* If#= 4 Alt= 0 #EPs= 3 Cls=ff(vend.) Sub=ff Prot=ff Driver=qmi_wwan
E: Ad=88(I) Atr=03(Int.) MxPS= 8 Ivl=32ms
E: Ad=8e(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
E: Ad=0f(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
Signed-off-by: jerry meng <jerry-meng@foxmail.com>
Cc: stable@vger.kernel.org
Signed-off-by: Johan Hovold <johan@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2022-09-28 11:10:25 +02:00
..
2022-07-29 17:19:28 +02:00
2022-08-31 17:15:23 +02:00
2022-09-08 11:11:38 +02:00
2022-08-25 11:37:50 +02:00
2022-08-25 11:38:02 +02:00
2022-09-08 11:11:40 +02:00
2022-09-15 11:32:02 +02:00
2022-08-21 15:15:49 +02:00
2022-08-21 15:15:35 +02:00
2022-06-29 08:59:54 +02:00
2022-09-08 11:11:38 +02:00
2022-07-07 17:52:23 +02:00
2022-07-21 21:20:14 +02:00
2022-08-21 15:15:50 +02:00
2022-07-07 17:52:18 +02:00
2022-09-23 14:16:56 +02:00
2022-09-05 10:28:55 +02:00
2022-08-03 12:00:50 +02:00
2022-06-14 18:32:43 +02:00
2022-05-12 12:25:32 +02:00
2022-09-15 11:32:02 +02:00
2022-08-21 15:15:53 +02:00
2022-09-23 14:16:57 +02:00
2022-09-28 11:10:20 +02:00
2022-09-20 12:38:31 +02:00
2022-06-22 14:13:16 +02:00
2022-09-15 11:32:06 +02:00
2022-08-21 15:16:17 +02:00
2022-08-25 11:38:08 +02:00
2022-07-25 11:26:43 +02:00
2022-09-08 11:11:37 +02:00
2022-09-15 11:32:06 +02:00
2022-09-20 12:38:33 +02:00
2022-08-21 15:16:00 +02:00
2022-09-20 12:38:31 +02:00
2022-08-25 11:38:12 +02:00
2022-05-09 09:04:56 +02:00
2022-08-11 13:06:47 +02:00
2022-06-09 10:21:18 +02:00
2022-08-31 17:15:23 +02:00
2022-09-08 11:11:39 +02:00
2022-06-29 08:59:54 +02:00
2022-08-21 15:15:58 +02:00
2022-08-21 15:16:09 +02:00
2022-09-08 11:11:37 +02:00
2022-09-28 11:10:22 +02:00
2022-08-21 15:16:26 +02:00
2022-09-23 14:17:00 +02:00
2022-08-31 17:15:16 +02:00
2022-08-25 11:38:01 +02:00
2022-07-07 17:52:15 +02:00
2022-09-20 12:38:32 +02:00
2022-09-23 14:16:57 +02:00
2022-08-21 15:16:04 +02:00
2022-09-23 14:16:58 +02:00
2022-09-05 10:28:55 +02:00
2022-06-14 18:32:30 +02:00
2022-09-20 12:38:32 +02:00
2022-06-14 18:32:32 +02:00
2022-09-23 14:16:57 +02:00
2022-09-23 14:16:56 +02:00
2022-07-29 17:19:10 +02:00
2022-08-21 15:15:37 +02:00
2022-09-23 14:16:59 +02:00
2022-08-21 15:16:08 +02:00
2022-04-27 13:53:52 +02:00
2022-08-21 15:16:08 +02:00
2022-06-14 18:32:33 +02:00
2022-08-21 15:16:13 +02:00
2022-09-15 11:32:04 +02:00
2022-05-18 10:23:47 +02:00
2022-09-20 12:38:33 +02:00
2022-08-21 15:15:56 +02:00
2022-08-25 11:38:06 +02:00
2022-09-08 11:11:37 +02:00
2022-06-09 10:21:01 +02:00
2022-09-15 11:32:04 +02:00
2022-08-21 15:15:22 +02:00
2022-09-08 11:11:39 +02:00
2022-09-28 11:10:22 +02:00
2022-09-28 11:10:25 +02:00
2022-06-09 10:21:29 +02:00
2022-09-28 11:10:24 +02:00
2022-06-14 18:32:45 +02:00
2022-09-23 14:17:00 +02:00
2022-08-25 11:38:14 +02:00
2022-07-21 21:20:13 +02:00
2022-08-21 15:16:10 +02:00
2022-09-08 11:11:38 +02:00