Geert Uytterhoeven
053239987f
soc: renesas: rcar-sysc: Move SYSC interrupt config to rcar-sysc driver
...
On R-Car H1 and Gen2, the SYSC interrupt registers are always configured
using hardcoded values in platform code. For R-Car Gen2, values are
provided for H2 and M2-W only, other SoCs are not yet supported, and
never will be.
Move this configuration from SoC-specific platform code to the
rcar_sysc_init() wrapper, so it can be skipped if the SYSC is configured
from DT. This would be the case not only for H1, H2, and M2-W using a
modern DTS, but also for other R-Car Gen2 SoCs not supported by the
platform code, relying purely on DT.
There is no longer a need to return the mapped register block, hence
make the function return void.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be >
Reviewed-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com >
Signed-off-by: Simon Horman <horms+renesas@verge.net.au >
2016-06-29 14:37:08 +02:00
..
2016-05-24 11:00:20 -07:00
2016-05-26 01:15:39 +02:00
2016-05-17 10:15:34 +05:30
2016-05-27 13:41:54 -07:00
2016-05-28 12:32:01 -07:00
2016-05-20 14:35:07 -07:00
2016-05-26 09:36:10 -07:00
2016-05-26 20:52:15 +02:00
2016-05-17 12:29:34 -04:00
2016-05-17 18:06:18 +01:00
2016-06-29 14:37:08 +02:00
2016-05-28 16:15:25 -07:00
2016-05-16 16:45:48 +02:00
2016-05-23 17:53:39 -07:00
2016-05-18 18:46:55 -07:00
2016-05-26 19:34:26 -07:00
2016-05-19 19:12:14 -07:00
2016-05-20 17:58:30 -07:00
2016-05-19 19:12:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-23 11:48:48 -07:00
2016-05-19 19:12:14 -07:00
2016-05-26 20:00:28 -07:00
2016-05-28 16:15:25 -07:00
2016-05-19 19:12:14 -07:00
2016-05-20 21:26:15 -07:00
2016-05-20 17:58:30 -07:00
2016-05-27 16:03:22 -07:00
2016-05-17 15:48:12 -04:00
2016-05-16 13:49:32 -04:00
2016-05-27 17:14:05 -07:00
2016-05-19 19:12:14 -07:00
2016-05-17 17:11:27 -07:00
2016-05-20 17:58:30 -07:00
2016-05-20 17:58:30 -07:00
2016-05-28 15:48:31 -04:00
2016-05-19 19:12:14 -07:00
2016-05-20 17:58:30 -07:00
2016-05-19 19:12:14 -07:00
2016-05-20 17:58:30 -07:00
2016-05-16 15:12:02 -05:00
2016-05-16 11:14:29 -04:00
2016-05-20 17:58:30 -07:00
2016-05-20 17:58:30 -07:00
2016-05-20 22:20:48 -07:00
2016-05-20 21:26:15 -07:00
2016-05-23 17:04:14 -07:00
2016-05-25 16:12:05 +02:00
2016-05-17 12:06:35 +02:00
2016-05-16 14:47:16 -07:00
2016-05-19 09:21:36 -07:00
2016-05-20 17:58:30 -07:00
2016-05-27 15:23:32 -07:00
2016-05-19 19:12:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-26 15:35:44 -07:00
2016-05-27 15:57:31 -07:00
2016-05-20 17:58:30 -07:00
2016-05-20 18:03:15 -04:00
2016-05-20 18:03:15 -04:00
2016-05-17 15:48:12 -04:00
2016-05-17 15:47:55 -04:00
2016-05-17 15:05:23 -07:00
2016-05-26 10:33:33 -07:00
2016-05-23 17:04:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-16 07:22:35 -05:00
2016-05-20 14:51:34 -07:00
2016-05-23 17:04:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-20 17:58:30 -07:00
2016-05-20 17:58:30 -07:00
2016-05-19 13:10:54 -07:00
2016-05-20 17:58:30 -07:00
2016-05-25 17:05:40 -07:00
2016-05-19 19:12:14 -07:00
2016-05-20 17:58:30 -07:00
2016-05-17 14:48:03 +02:00
2016-05-20 17:58:30 -07:00
2016-05-20 17:58:30 -07:00
2016-05-26 00:04:58 -04:00
2016-05-26 15:35:44 -07:00
2016-05-17 14:41:03 -07:00
2016-05-26 15:35:44 -07:00
2016-05-23 17:04:14 -07:00
2016-05-20 19:58:32 -04:00
2016-05-19 19:12:14 -07:00
2016-05-19 19:12:14 -07:00
2016-05-26 15:35:44 -07:00
2016-05-19 19:12:14 -07:00
2016-05-28 15:42:50 -04:00
2016-05-20 17:58:30 -07:00
2016-05-20 17:58:30 -07:00
2016-05-17 07:28:28 -07:00
2016-05-19 19:12:14 -07:00
2016-05-18 18:55:19 -07:00
2016-05-20 20:57:27 -07:00
2016-05-23 17:04:14 -07:00
2016-05-20 17:58:30 -07:00
2016-05-23 11:48:48 -07:00
2016-05-19 19:12:14 -07:00
2016-05-27 20:09:16 -04:00
2016-05-20 17:58:30 -07:00